乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T00:08:30Z","timestamp":1725235710930},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/jssc.2024.3386429","type":"journal-article","created":{"date-parts":[[2024,4,26]],"date-time":"2024-04-26T18:00:23Z","timestamp":1714154423000},"page":"3045-3057","source":"Crossref","is-referenced-by-count":0,"title":["Smart Write Algorithm to Enhance Performances and Reliability of an RRAM Macro"],"prefix":"10.1109","volume":"59","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-1183-6685","authenticated-orcid":false,"given":"Bastien","family":"Giraud","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"ORCID":"http:\/\/orcid.org\/0009-0004-5554-0108","authenticated-orcid":false,"given":"Sebastien","family":"Ricavy","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, Leti, Grenoble, France"}]},{"given":"Cyrille","family":"Laffond","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"given":"Ilan","family":"Sever","sequence":"additional","affiliation":[{"name":"Weebit Nano Ltd., Hod Hasharon, Israel"}]},{"ORCID":"http:\/\/orcid.org\/0009-0008-8322-9906","authenticated-orcid":false,"given":"Valentin","family":"Gherman","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0499-1756","authenticated-orcid":false,"given":"Florent","family":"Lepin","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"given":"Mariam","family":"Diallo","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"given":"Khadija","family":"Zenati","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"ORCID":"http:\/\/orcid.org\/0009-0009-3924-8445","authenticated-orcid":false,"given":"Sylvain","family":"Dumas","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, Leti, Grenoble, France"}]},{"given":"Olivier","family":"Guille","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, Leti, Grenoble, France"}]},{"given":"Maxim","family":"Vershkov","sequence":"additional","affiliation":[{"name":"Weebit Nano Ltd., Hod Hasharon, Israel"}]},{"given":"Alessandro","family":"Bricalli","sequence":"additional","affiliation":[{"name":"Weebit Nano Ltd., Hod Hasharon, Israel"}]},{"given":"Giuseppe","family":"Piccolboni","sequence":"additional","affiliation":[{"name":"Weebit Nano Ltd., Hod Hasharon, Israel"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-5215-6718","authenticated-orcid":false,"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"given":"Anass","family":"Samir","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, Leti, Grenoble, France"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0539-7185","authenticated-orcid":false,"given":"Ga\u00ebl","family":"Pillonnet","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, Leti, Grenoble, France"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-7721-5796","authenticated-orcid":false,"given":"Yvain","family":"Thonnart","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List, Grenoble, France"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-7345-4164","authenticated-orcid":false,"given":"Gabriel","family":"Molas","sequence":"additional","affiliation":[{"name":"Weebit Nano Ltd., Hod Hasharon, Israel"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/app112311254"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2774604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW51353.2021.9439607"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993484"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"volume-title":"Infineon\u2019s Microcontrollers To Go RRAM With TSMC","year":"2023","key":"ref7"},{"volume-title":"EMemory and UMC Bring New ReRAM Intellectual Property To Market","year":"2023","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247678"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056893"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757457"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310392"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163035"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365945"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145984"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116531"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2463104"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2911661"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2477135"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10117882"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409648"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779293"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/10648889\/10509675.pdf?arnumber=10509675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T04:07:24Z","timestamp":1725163644000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10509675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":25,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2024.3386429","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}