{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T15:54:44Z","timestamp":1726761284161},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/jssc.2018.2883395","type":"journal-article","created":{"date-parts":[[2018,12,25]],"date-time":"2018-12-25T19:40:27Z","timestamp":1545766827000},"page":"197-209","source":"Crossref","is-referenced-by-count":23,"title":["A 16-Gb, 18-Gb\/s\/pin GDDR6 DRAM With Per-Bit Trainable Single-Ended DFE and PLL-Less Clocking"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-7001-1202","authenticated-orcid":false,"given":"Young-Ju","family":"Kim","sequence":"first","affiliation":[]},{"given":"Hye-Jung","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Su-Yeon","family":"Doo","sequence":"additional","affiliation":[]},{"given":"Minsu","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Yong-Hun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yong-Jae","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Dong-Seok","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Sung-Geun","family":"Do","sequence":"additional","affiliation":[]},{"given":"Chang-Yong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Gun-Hee","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Jae-Koo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jae-Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kyungbae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seunghoon","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Sang-Yong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Ji-Hak","family":"Yu","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-7350-825X","authenticated-orcid":false,"given":"Kihun","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Chulhee","family":"Jeon","sequence":"additional","affiliation":[]},{"given":"Sang-Sun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyun-Soo","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-7384-1834","authenticated-orcid":false,"given":"Jeong-Woo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Seung-Hyun","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Keon-Woo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yongjun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Hun","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Chang-Ho","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Chan-Yong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sam-Young","family":"Bang","sequence":"additional","affiliation":[]},{"given":"Younsik","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seouk-Kyu","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Byung-Cheol","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Gong-Heum","family":"Han","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Hyuk-Jun","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Gyoyoung","family":"Jin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360379"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883395"},{"key":"ref13","first-page":"210","article-title":"A 16 Gb\/s\/pin 8 Gb GDDR6 DRAM with bandwidth extension techniques for high-speed applications","author":"hwang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","article-title":"16 Gb\/s and beyond with single-ended I\/O in high-performance graphics memory","author":"hollis","year":"2018"},{"key":"ref15","first-page":"390","article-title":"A 5 Gb\/s\/pin 8 Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme","author":"lee","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref4","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085991"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"ref8","first-page":"314","article-title":"A 20 nm 9Gb\/s\/pin 8 Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution","author":"joo","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"498","article-title":"A 40 nm 2Gb 7Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916623"},{"key":"ref1","first-page":"547","article-title":"A 2.5 Gb\/s\/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737945"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8613098\/08588344.pdf?arnumber=8588344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:39Z","timestamp":1657745919000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8588344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2883395","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}