{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T23:10:36Z","timestamp":1705965036754},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["SRFC-IT1702-02"],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/jssc.2018.2883090","type":"journal-article","created":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T20:09:01Z","timestamp":1545250141000},"page":"927-936","source":"Crossref","is-referenced-by-count":10,"title":["An Ultra-Low-Jitter 22.8-GHz Ring-LC<\/i>-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-0861-6080","authenticated-orcid":false,"given":"Seojin","family":"Choi","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-1785-2376","authenticated-orcid":false,"given":"Seyeon","family":"Yoo","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0654-9363","authenticated-orcid":false,"given":"Yongsun","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0224-5979","authenticated-orcid":false,"given":"Yongwoo","family":"Jo","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-4487-364X","authenticated-orcid":false,"given":"Jeonghyun","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-3976-7236","authenticated-orcid":false,"given":"Younghyun","family":"Lim","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-3055-8684","authenticated-orcid":false,"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref30","first-page":"210","article-title":"A 320 \n$\\mu\\text{V}$\n-output ripple and 90 ns-settling time at 0.5 V supply digital-analog-hybrid LDO using multi-level gate-voltage generator and fast-decision PD detector","author":"lim","year":"2018","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916605"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2177178"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref13","first-page":"238","article-title":"A PVT-robust ?59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop","author":"lee","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2370191"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref4","first-page":"448","article-title":"A 70.5-to-85.5 GHz 65 nm phase-locked loop with passive scaling of loop filter","author":"huang","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16 GHz injection-locked ring oscillator in 20 nm CMOS","author":"chien","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"366","article-title":"A 42 mW 230 fs-jitter sub-sampling 60 GHz PLL in 40 nm CMOS","author":"szortyka","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref29","first-page":"185","article-title":"153 fsRMS-integrated-jitter and 114-multiplication factor PVT-robust 22.8 GHZ ring-LC-hybrid injection-locked clock multiplier","author":"choi","year":"2018","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2529004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320927"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749420"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.921575"},{"key":"ref1","first-page":"494","article-title":"A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS","author":"scheir","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"194","article-title":"A 185 fsrms-integrated-jitter and ?245 dB FOM PVT-robust ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detector","author":"choi","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","first-page":"152","article-title":"A 2.5-to-5.75 GHz 5 mW 0.3 psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","author":"coombs","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253396"},{"key":"ref24","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing","author":"lee","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","first-page":"248","article-title":"A 0.022 mm\n$^{2}~970~\\mu\\text{W}$\n dual-loop injection-locked PLL with ?243 dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8674728\/08581591.pdf?arnumber=8581591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:13:12Z","timestamp":1657746792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8581591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":31,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2883090","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}