{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,24]],"date-time":"2024-08-24T04:30:10Z","timestamp":1724473810299},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/jssc.2018.2873602","type":"journal-article","created":{"date-parts":[[2018,10,25]],"date-time":"2018-10-25T21:40:38Z","timestamp":1540503638000},"page":"6-17","source":"Crossref","is-referenced-by-count":48,"title":["A 64 Gb\/s Low-Power Transceiver for Short-Reach PAM-4 Electrical Links in 28-nm FDSOI CMOS"],"prefix":"10.1109","volume":"54","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-7018-8788","authenticated-orcid":false,"given":"Emanuele","family":"Depaoli","sequence":"first","affiliation":[]},{"given":"Hongyang","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-9406-9575","authenticated-orcid":false,"given":"Marco","family":"Mazzini","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-4689-1454","authenticated-orcid":false,"given":"Walter","family":"Audoglio","sequence":"additional","affiliation":[]},{"given":"Augusto Andrea","family":"Rossi","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0457-5808","authenticated-orcid":false,"given":"Guido","family":"Albasini","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Pozzoni","sequence":"additional","affiliation":[]},{"given":"Simone","family":"Erba","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Temporiti","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-0278-1942","authenticated-orcid":false,"given":"Andrea","family":"Mazzanti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"60","article-title":"A 16-to-40Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417909"},{"key":"ref12","first-page":"118","article-title":"A 1.8 pJ\/b 56 Gb\/s PAM-4 transmitter with fractionally spaced FFE in 14 nm CMOS","author":"dickson","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"116","article-title":"A 64 Gb\/s PAM-4 transmitter with 4-tap FFE and 2.26 pJ\/b energy efficiency in 28 nm CMOS FDSOI","author":"steffan","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2016.7588288"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2777099"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref19","first-page":"112","article-title":"A 4.9 pJ\/b 16-to-64 Gb\/s PAM-4 VSR transceiver in 28 nm FDSOI CMOS","author":"depaoli","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2394323"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587689"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref6","first-page":"108","article-title":"A fully adaptive 19-to-56 Gb\/s PAM-4 wireline transceiver with a configurable ADC in 16 nm FinFET","author":"upadhyaya","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2877172"},{"key":"ref8","first-page":"104","article-title":"A 112 Gb\/S 2.6 pJ\/b 8-tap FFE PAM-4 SST TX in 14 nm CMOS","author":"menolfi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"102","article-title":"A 112 Gb\/s PAM-4 transmitter with 3-Tap FFE in 10 nm CMOS","author":"kim","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"62","article-title":"A 40\/50\/100 Gb\/s PAM-4 Ethernet transceiver in 28 nm CMOS","author":"gopalakrishnan","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818572"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702742"},{"key":"ref22","first-page":"2092","article-title":"A 10 Gb\/s CMOS AGC amplifier with 35 dB dynamic range for 10 Gb Ethernet","author":"liao","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345770"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475180"},{"key":"ref23","first-page":"28","article-title":"A 32 Gb\/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28 nm CMOS","author":"parikh","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","year":"2014","journal-title":"52Gb\/s Chip to Module Channels Using zQSFP+"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000052"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8613098\/08509612.pdf?arnumber=8509612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:39Z","timestamp":1657745919000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8509612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2018.2873602","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}