{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T05:56:13Z","timestamp":1723096573982},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2474117","type":"journal-article","created":{"date-parts":[[2015,9,21]],"date-time":"2015-09-21T18:12:37Z","timestamp":1442859157000},"page":"204-212","source":"Crossref","is-referenced-by-count":49,"title":["A 128 Gb 3b\/cell V-NAND Flash Memory With 1 Gb\/s I\/O Rate"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref3","first-page":"192","article-title":"Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory","author":"jang","year":"2009","journal-title":"Symp VLSI Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757454"},{"key":"ref5","year":"2011","journal-title":"Flash memory device having row decoders sharing single high voltage level shifter system including the same and associated methods"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177077"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050776"},{"key":"ref2","first-page":"22","article-title":"Multi-stacked 1G cell\/layer pipe-shaped BiCS flash memory","author":"maeda","year":"2009","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref1","first-page":"9","article-title":"A 45 nm 4 Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bitline structure","author":"park","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7272752.pdf?arnumber=7272752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:56Z","timestamp":1642005956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7272752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2474117","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}