{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T09:19:09Z","timestamp":1695719949783},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2472598","type":"journal-article","created":{"date-parts":[[2015,9,15]],"date-time":"2015-09-15T18:43:59Z","timestamp":1442342639000},"page":"92-104","source":"Crossref","is-referenced-by-count":20,"title":["The Xeon\u00ae Processor E5-2600 v3: a 22 nm 18-Core Product Family"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672551"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488831"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368933"},{"key":"ref3","first-page":"131","article-title":"A 22 nm high performance and low-power CMOS technology featuring fully depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"IEEE Symp VLSI Tech"},{"key":"ref6","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active ${\\rm Vmin}$<\/tex><\/formula>-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"432","article-title":"FIVR ? fully integrated voltage regulators on 4th generation Intel core SoCs","author":"burton","year":"2014","journal-title":"IEEE APEC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273542"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref1","first-page":"78","article-title":"The Xeon\ufffd processor E5-2600 v3: A 22 nm 18-core product family","author":"bowhill","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001870"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7268769.pdf?arnumber=7268769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7268769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2472598","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}