{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T11:58:01Z","timestamp":1721131081263},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/jssc.2015.2424972","type":"journal-article","created":{"date-parts":[[2015,5,13]],"date-time":"2015-05-13T18:58:05Z","timestamp":1431543485000},"page":"2188-2198","source":"Crossref","is-referenced-by-count":17,"title":["An Asymmetric-Voltage-Biased Current-Mode Sensing Scheme for Fast-Read Embedded Flash Macros"],"prefix":"10.1109","volume":"50","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Yu-Fan","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yen-Chen","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jui-Jen","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Shin-Jang","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Wu-Chin","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840985"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.871317"},{"key":"ref13","first-page":"472","article-title":"A 90 nm 1.8 V 512 Mb diode-switch PRAM with 266 MB\/s read throughput","author":"lee","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.604078"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.881211"},{"key":"ref17","first-page":"424","article-title":"A 45 nm self-aligned-contact process 1 Gb NOR flash with 5 MB\/s program speed","author":"javanifard","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","first-page":"206","article-title":"An offset tolerant current-sampling-based sense amplifier for sub-100 nA-cell-current nonvolatile memory","author":"chang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","first-page":"507","article-title":"A 56-nm CMOS 99-nm2 8-Gb multi-level NAND flash memory with 10 MB\/s program throughput","author":"takeuchi","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"212","article-title":"40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10 M cycles for data","author":"kono","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"444","article-title":"A 3 bit\/cell 32 Gb NAND flash memory at 34 nm with 6 MB\/s program throughput and with dynamic 2b\/cell blocks configuration mode for a program throughput increase up to 13 MB\/s","author":"marotta","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"46","article-title":"An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology","author":"byeon","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845564"},{"key":"ref7","first-page":"266","article-title":"A 0.29 V embedded NAND-ROM in 90 nm CMOS for ultra-low-voltage applications","author":"chang","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176866"},{"key":"ref1","first-page":"428","article-title":"Bitline-capacitance-cancelation sensing scheme with 11 ns read latency and maximum read throughput of 2.9 GB\/s in 65 nm embedded flash for automotive","author":"jefremow","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883319"},{"key":"ref20","first-page":"332","article-title":"Embedded 1 Mb ReRAM in 28 nm CMOS with 0.27-to-1 V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","author":"chang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","first-page":"467","article-title":"Signal-margin-screening for multi-Mb MRAM","author":"h\ufffdnigschmid","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","first-page":"241","article-title":"An embedded flash macro with sub-4 ns random-read-access using asymmetric-voltage- biased current-mode sensing scheme","author":"liu","year":"2013","journal-title":"Proc IEEE Asia Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref23","first-page":"478","article-title":"A 0.13 $\\mu$<\/tex><\/formula>m 2.125 MB 23.5 ns embedded flash with 2 GB\/s read throughput for automotive microcontrollers","author":"deml","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7226885\/07106502.pdf?arnumber=7106502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:41Z","timestamp":1642003421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7106502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2424972","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}