{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,2]],"date-time":"2024-08-02T05:49:53Z","timestamp":1722577793437},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/jssc.2013.2259713","type":"journal-article","created":{"date-parts":[[2013,8,21]],"date-time":"2013-08-21T18:02:51Z","timestamp":1377108171000},"page":"2250-2259","source":"Crossref","is-referenced-by-count":26,"title":["A Low-Voltage Bulk-Drain-Driven Read Scheme for Sub-0.5 V 4 Mb 65 nm Logic-Process Compatible Embedded Resistive RAM (ReRAM) Macro"],"prefix":"10.1109","volume":"48","author":[{"family":"Meng-Fan Chang","sequence":"first","affiliation":[]},{"family":"Che-Wei Wu","sequence":"additional","affiliation":[]},{"family":"Chia-Cheng Kuo","sequence":"additional","affiliation":[]},{"family":"Shin-Jang Shen","sequence":"additional","affiliation":[]},{"family":"Sue-Meng Yang","sequence":"additional","affiliation":[]},{"family":"Ku-Feng Lin","sequence":"additional","affiliation":[]},{"family":"Wen-Chao Shen","sequence":"additional","affiliation":[]},{"family":"Ya-Chin King","sequence":"additional","affiliation":[]},{"family":"Chorng-Jung Lin","sequence":"additional","affiliation":[]},{"family":"Yu-Der Chih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535462"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818144"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.924859"},{"key":"ref31","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","first-page":"210","article-title":"A 4 Mb conductive-bridge resistive memory with 2.3 GB\/s read-throughput and 216 MB\/s program-throughput","author":"otsuka","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref37","first-page":"206","article-title":"An offset tolerant current-sampling-based sense amplifier for sub-100 nA-cell-current nonvolatile memory","author":"chang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","first-page":"424","article-title":"A 45 nm self-aligned-contact process 1 Gb NOR Flash with 5 MB\/s program speed","author":"javanifard","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"109","article-title":"High density and ultra small cell size of contact ReRAM in 90 nm CMOS logic technology and circuits","author":"tseng","year":"2009","journal-title":"Proc IEDM"},{"key":"ref34","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low voltage current-mode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881211"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.871317"},{"key":"ref12","first-page":"472","article-title":"A 90 nm 1.8 V 512 Mb diode-switch PRAM with 266 MB\/s read throughput","author":"lee","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/JSSC.2008.2007152","article-title":"A 34 MB\/s MLC write throughput 16 Gb NAND with all bit line architecture on 56 nm technology","volume":"44","author":"cernea","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","first-page":"507","article-title":"A 56-nm CMOS 99-nm$^2$<\/tex> <\/formula> 8-Gb multi-level NAND Flash memory with 10 MB\/s program throughput","author":"takeuchi","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493861"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433949"},{"key":"ref18","first-page":"266","article-title":"A 0.29 V embedded NAND-ROM in 90 nm CMOS for ultra-low-voltage applications","author":"chang","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref28","first-page":"260","article-title":"A 0.13 $\\mu{\\hbox{m}}$<\/tex><\/formula> 64 Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892207"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2116786"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883319"},{"key":"ref29","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845564"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811704"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840985"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783209"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.604078"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425790"},{"key":"ref20","first-page":"474","article-title":"A 512 kB embedded Phase Change Memory with 416 kB\/s write through at 100 $\\mu$<\/tex><\/formula>A cell write current","author":"hanzawa","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556227"},{"key":"ref21","first-page":"268","article-title":"A 90 nm 4 Mb embedded Phase-Change memory with 1.2 V 12 ns read access time and 1 MB\/s write throughput","author":"sandre","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"258","article-title":"A 64 Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"46","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","first-page":"138","article-title":"A 16 Mb MRAM with FORK writing scheme and burst modes","author":"iwata","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810048"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6583962\/06515186.pdf?arnumber=6515186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:42Z","timestamp":1638217722000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6515186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2259713","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}