{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T09:32:50Z","timestamp":1742635970651},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/jssc.2012.2185352","type":"journal-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T21:12:25Z","timestamp":1331068345000},"page":"1022-1030","source":"Crossref","is-referenced-by-count":113,"title":["A 0.5 V 1.1 MS\/sec 6.3 fJ\/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS"],"prefix":"10.1109","volume":"47","author":[{"given":"Akira","family":"Shikata","sequence":"first","affiliation":[]},{"given":"Ryota","family":"Sekimoto","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"238","article-title":"An 820 $\\mu{\\rm W}$<\/tex><\/ref_formula> 9b 40 MS\/s noise-tolerant dynamic-SAR ADC 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051264"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6-bit 600-MS\/s 5.3-mW asynchronous ADC 0.13-$\\mu{\\hbox{m}}$<\/tex><\/ref_formula> CMOS","volume":"41","author":"m chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","first-page":"224","article-title":"A 0.05-mm$^2$<\/tex> <\/formula> 110-uW 10-b self-calibrating successive approximation ADC core 0.18-um CMOS","author":"kuramochi","year":"2007","journal-title":"IEEE ASSCC Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014708"},{"key":"ref16","first-page":"1015","article-title":"A 0.5 V 65 nm-CMOS single phase clocked bootstrapped switch with rise time accelerator","author":"shikata","year":"2010","journal-title":"IEEE APCCAS Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3724-0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.1979.4314753"},{"key":"ref4","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC 0.13 $\\mu{\\hbox{m}}$<\/tex><\/ref_formula> CMOS process","author":"liu","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref3","article-title":"A 9 b 100 MS\/s 1.46 mW SAR ADC 65 nm CMOS","author":"chen","year":"2009","journal-title":"IEEE ASSCC Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISAS.2011.5960926"},{"key":"ref5","first-page":"242","article-title":"A 1.3 $\\mu{\\rm W}$<\/tex><\/ref_formula> 0.6 V 8.7-ENOB successive approximation ADC a 0.18 $\\mu{\\hbox{m}}$<\/tex> <\/ref_formula> CMOS","author":"lee","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045009"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1007","DOI":"10.1109\/JSSC.2010.2043893","article-title":"A 10-bit charge-redistribution ADC consuming 1.9 $\\mu{\\rm W}$<\/tex><\/ref_formula> at 1 MS\/s","volume":"45","author":"elzakker","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.98"},{"key":"ref9","first-page":"240","article-title":"A 12b 11MS\/s successive approximation ADC with two comparators 0.13 mm CMOS","author":"kang","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref20","first-page":"356","article-title":"A 14-bit 100-MS\/s digitally calibrated binary-weighted current-steering CMOS DAC without calibration ADC","author":"ikeda","year":"2007","journal-title":"IEEE ASSCC Dig"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6173080\/06165388.pdf?arnumber=6165388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:50Z","timestamp":1633909970000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6165388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185352","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}