{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T09:17:41Z","timestamp":1719998261126},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/jssc.2011.2164023","type":"journal-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:43:15Z","timestamp":1314805395000},"page":"2552-2559","source":"Crossref","is-referenced-by-count":21,"title":["A 30 Gb\/s\/Link 2.2 Tb\/s\/mm$^{2}$ Inductively-Coupled Injection-Locking CDR for High-Speed DRAM Interface"],"prefix":"10.1109","volume":"46","author":[{"given":"Yasuhiro","family":"Take","sequence":"first","affiliation":[]},{"given":"Noriyuki","family":"Miura","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585979"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585978"},{"key":"ref10","first-page":"38","article-title":"1.8-V 800-Mb\/s\/pin DDR2 and 2.5-V 400-Mb\/s\/pin DDR1 compatibly designed 1 Gb SDRAM with dual clock input latch scheme and hybrid multi-oxide output buffer","author":"fujisawa","year":"2004","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","first-page":"160","article-title":"A 2.5 Gb\/s\/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"210","article-title":"A 1.6 Gb\/s\/pin double-data-rate SDRAM with wave-pipelined CAS latency control","author":"lee","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"46","article-title":"A 20 Gb\/s burst-mode CDR circuit using injection-locking technique","author":"lee","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"414","article-title":"A 3.6 Gb\/s\/pin simultaneous bidirectional (SBD) I\/O interface for high-speed DRAM","author":"kim","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"158","article-title":"A 2 Gb\/s\/pin 512 Mb graphics DRAM with noise-reduction technique","author":"brox","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523175"},{"key":"ref9","first-page":"520","article-title":"A 3 Gb\/s 8 b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients","author":"bae","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"436","article-title":"An 8 Tb\/s 1 pJ\/b 0.8 mm $^2$<\/tex><\/formula>\/Tb\/s QDR inductive-coupling interface between 65 nm CMOS and 0.1 $\\mu$<\/tex> <\/formula>m DRAM","author":"miura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6056707\/05997296.pdf?arnumber=5997296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:24Z","timestamp":1633909704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5997296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164023","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}