{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T22:22:50Z","timestamp":1695680570618},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/jssc.2010.2061653","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T18:01:01Z","timestamp":1285783261000},"page":"2057-2065","source":"Crossref","is-referenced-by-count":9,"title":["An Inductive-Coupling DC Voltage Transceiver for Highly Parallel Wafer-Level Testing"],"prefix":"10.1109","volume":"45","author":[{"given":"Yoichi","family":"Yoshida","sequence":"first","affiliation":[]},{"given":"Koichi","family":"Nose","sequence":"additional","affiliation":[]},{"given":"Yoshihiro","family":"Nakagawa","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Noguchi","sequence":"additional","affiliation":[]},{"given":"Yasuhiro","family":"Morita","sequence":"additional","affiliation":[]},{"given":"Masamoto","family":"Tago","sequence":"additional","affiliation":[]},{"given":"Masayuki","family":"Mizuno","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387391"},{"key":"ref3","first-page":"470","article-title":"wireless dc voltage transmission using inductive-coupling channel for highly-parallel wafer-level testing","author":"yoshida","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862342"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425748"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523175"},{"key":"ref7","first-page":"240","article-title":"a sampling oscilloscope macro toward feedback physical design methodology","author":"takamiya","year":"2004","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref2","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886554"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.40"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5584926\/05584951.pdf?arnumber=5584951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:47Z","timestamp":1633913027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5584951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":11,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2061653","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}