{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T23:35:39Z","timestamp":1720136139441},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2007,1]]},"DOI":"10.1109\/jssc.2006.888357","type":"journal-article","created":{"date-parts":[[2007,1,4]],"date-time":"2007-01-04T20:51:11Z","timestamp":1167943871000},"page":"233-242","source":"Crossref","is-referenced-by-count":44,"title":["A 256-Kb Dual-${V}_{\\rm CC}$ SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor"],"prefix":"10.1109","volume":"42","author":[{"given":"Muhammad","family":"Khellah","sequence":"first","affiliation":[]},{"given":"Dinesh","family":"Somasekhar","sequence":"additional","affiliation":[]},{"given":"Yibin","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Howard","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Ruhl","sequence":"additional","affiliation":[]},{"given":"Murad","family":"Sunna","sequence":"additional","affiliation":[]},{"given":"James","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Borkar","sequence":"additional","affiliation":[]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[]},{"given":"Gunjan","family":"Pandya","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Farhang","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469357"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1145\/1077603.1077652","article-title":"low power sram techniques for handheld products","author":"islam","year":"2005","journal-title":"Proc ISLPED"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"ref15","first-page":"1043","article-title":"weak write test mode: an sram cell stability design for test technique","author":"meilxner","year":"1997","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"933","DOI":"10.1109\/JSSC.2004.842831","article-title":"area-efficient linear regulator with ultra-fast load regulation","volume":"40","author":"hazucha","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494075"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507743"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346591"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609436"},{"key":"ref1","year":"2005","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","first-page":"106","article-title":"a 0.5 v, 400 mhz, vdd-hopping processor with zero-vth fd-soi technology","author":"kawaguchi","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4039574\/04039589.pdf?arnumber=4039589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:13Z","timestamp":1638217693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4039589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2006.888357","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2007,1]]}}}