{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T09:20:10Z","timestamp":1720171210855},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2004,11,1]],"date-time":"2004-11-01T00:00:00Z","timestamp":1099267200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2004,11]]},"DOI":"10.1109\/jssc.2004.835809","type":"journal-article","created":{"date-parts":[[2004,10,26]],"date-time":"2004-10-26T13:47:36Z","timestamp":1098798456000},"page":"2087-2092","source":"Crossref","is-referenced-by-count":30,"title":["A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs"],"prefix":"10.1109","volume":"39","author":[{"family":"Young-Jin Jeon","sequence":"first","affiliation":[]},{"family":"Joong-Ho Lee","sequence":"additional","affiliation":[]},{"family":"Hyun-Chul Lee","sequence":"additional","affiliation":[]},{"family":"Kyo-Won Jin","sequence":"additional","affiliation":[]},{"family":"Kyeong-Sik Min","sequence":"additional","affiliation":[]},{"family":"Jin-Yong Chung","sequence":"additional","affiliation":[]},{"given":"H.-J.","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"950","DOI":"10.1049\/el:20020626","article-title":"fast locking delay-locked loop using initial delay measurement","volume":"38","author":"kim","year":"2002","journal-title":"Electronics Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.753691"},{"key":"ref5","first-page":"220","article-title":"a 1-ghz portable digital delay-locked loop with infinite phase capture ranges","volume":"e84 c","author":"minami","year":"2001","journal-title":"Trans Electron IEICE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.641693"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.871319"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/29672\/01347344.pdf?arnumber=1347344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:27:52Z","timestamp":1638217672000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,11]]},"references-count":7,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2004.835809","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2004,11]]}}}