{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,24]],"date-time":"2024-07-24T07:16:15Z","timestamp":1721805375989},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/jetcas.2016.2547778","type":"journal-article","created":{"date-parts":[[2016,4,15]],"date-time":"2016-04-15T18:14:53Z","timestamp":1460744093000},"page":"247-257","source":"Crossref","is-referenced-by-count":27,"title":["Low-Power MCU With Embedded ReRAM Buffers as Sensor Hub for IoT Applications"],"prefix":"10.1109","volume":"6","author":[{"given":"Tsai-Kan","family":"Chien","sequence":"first","affiliation":[]},{"given":"Lih-Yih","family":"Chiou","sequence":"additional","affiliation":[]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"Jing-Cian","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chang-Chia","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Tzu-Kun","family":"Ku","sequence":"additional","affiliation":[]},{"given":"Ming-Jinn","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Chih-I","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746320"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2281767"},{"key":"ref31","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1 GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig"},{"key":"ref30","first-page":"108c","article-title":"A 250-MHz 256 b-I\/O 1-Mb STT-MRAM with advanced perpendicular MTJ based dual cell for nonvolatile magnetic caches to reduce active power of processors","author":"noguchi","year":"2013","journal-title":"IEEE Symp VLSI Technology Tech Dig"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"ref35","first-page":"1","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust ${\\rm HfO}_{2}$<\/tex><\/formula> based RRAM","author":"lee","year":"2008","journal-title":"Int Electron Devices Meet Tech Dig"},{"key":"ref34","first-page":"44","author":"madou","year":"2002","journal-title":"Fundamentals of Microfabrication The Science of Miniturization"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703442"},{"key":"ref11","first-page":"1","article-title":"Origin of the deep reset and low variability of pulse-programmed ${\\rm W}\\backslash {\\rm Al}_{2}{\\rm O}_{3}\\backslash {\\rm TiW}\\backslash {\\rm Cu}$<\/tex><\/formula> CBRAM device","author":"belmonte","year":"2014","journal-title":"IEEE International Workshop on Memory Technology"},{"key":"ref12","first-page":"26","article-title":"90 nm ${\\rm W}\\backslash {\\rm Al}_{2} {\\rm O}_{3}\\backslash {\\rm TiW}\\backslash {\\rm Cu}$<\/tex><\/formula> 1T1R CBRAM cell showing low-power, fast and disturb-free operation","author":"belmonte","year":"2013","journal-title":"IEEE International Workshop on Memory Technology"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724693"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242466"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2220142"},{"key":"ref17","first-page":"166","article-title":"Self-rectifying bipolar ${\\rm TaO}_{\\rm x} $<\/tex><\/formula>\/${\\rm TiO}_{2}$<\/tex><\/formula> RRAM with superior endurance over 1012 cycles for 3D high-density storage-class memory","author":"hsu","year":"2013","journal-title":"Symp VLSI Technol Tech Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617465"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724603"},{"key":"ref28","year":"0","journal-title":"Table PIDS7b"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247691"},{"key":"ref27","year":"0","journal-title":"CACTI Tool"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref6","first-page":"224","article-title":"Cycling endurance optimization scheme for 1 Mb STT-MRAM in 40 nm technology","author":"yu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034380"},{"key":"ref2","year":"0","journal-title":"GP32xxxxA Series Datasheet"},{"key":"ref9","first-page":"1","article-title":"Novel multi-level PCRAM Cell with ${\\rm Ta}_{2}{\\rm O}_{5}$<\/tex> <\/formula> barrier layer in between a graded ${\\rm Ge}_{2}{\\rm Sb}_{2}{\\rm Te}_{5}$<\/tex><\/formula> stack","author":"gyanathan","year":"2011","journal-title":"IEEE VLSI Technol Syst Appl Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170779"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1315","DOI":"10.1109\/JSSC.2013.2247678","article-title":"A 0.13 $\\mu {\\rm m} $<\/tex><\/formula> 8 Mb logic-based ${\\rm Cu}_{\\rm x}{\\rm Si}_{\\rm y}{\\rm O}$<\/tex><\/formula> ReRAM with self-adaptive operation for yield enhancement and power reduction","volume":"48","author":"xue","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1315","DOI":"10.1109\/JSSC.2013.2247678","article-title":"A 0.13 $\\mu {\\rm m} $<\/tex><\/formula> 8 Mb logic-based ${\\rm Cu}_{\\rm x}{\\rm Si}_{\\rm y}{\\rm O}$<\/tex><\/formula> ReRAM with self-adaptive operation for yield enhancement and power reduction","volume":"48","author":"xue","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291091"},{"key":"ref24","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig"},{"key":"ref23","first-page":"220","article-title":"Filament scaling forming technique and level-verify-write scheme with endurance over $10^{7}~{\\rm cycles}$<\/tex><\/formula> in ReRAM","author":"kawahara","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/7488291\/07453196.pdf?arnumber=7453196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:44Z","timestamp":1642003904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7453196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2016.2547778","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}