{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:50:17Z","timestamp":1725652217956},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwrsp.2000.854975","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T17:04:51Z","timestamp":1036688691000},"page":"8-13","source":"Crossref","is-referenced-by-count":6,"title":["Design space exploration for hardware\/software codesign of multiprocessor systems"],"prefix":"10.1109","author":[{"given":"A.","family":"Baghdadi","sequence":"first","affiliation":[]},{"given":"N.","family":"Zergainoh","sequence":"additional","affiliation":[]},{"given":"W.","family":"Cesario","sequence":"additional","affiliation":[]},{"given":"T.","family":"Roudier","sequence":"additional","affiliation":[]},{"given":"A.A.","family":"Jerraya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Principles of Digital Design","year":"1997","author":"gajski","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1145\/277044.277252","article-title":"System-level exploration with SpecSyn","author":"gajski","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008884219274"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669500"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545647"},{"journal-title":"DIPES'98","article-title":"MCI: Multilanguage Distributed Cosimulation tool","year":"1998","author":"hessel","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/B978-155860702-6\/50017-X"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-011-4698-2"},{"journal-title":"ITU-T Functional Specification and Description Language","year":"1993","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.1996.494536"},{"journal-title":"SDL Performance Analysis with ObjectGEODE Verilog white paper","year":"1998","author":"le blanc","key":"ref9"},{"journal-title":"\ufffdHandbook of Mathematical Functions with Formulas Graphs and Mathematical Tables\ufffd 9 printing","first-page":"824","year":"1972","key":"ref1"}],"event":{"name":"Eleventh IEEE International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype","acronym":"IWRSP-00","location":"Paris, France"},"container-title":["Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6906\/18573\/00854975.pdf?arnumber=854975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T09:53:07Z","timestamp":1497520387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/854975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iwrsp.2000.854975","relation":{},"subject":[]}}