{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:00:28Z","timestamp":1729670428412,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/ivsw.2017.8031558","type":"proceedings-article","created":{"date-parts":[[2017,9,14]],"date-time":"2017-09-14T20:47:18Z","timestamp":1505422038000},"page":"134-139","source":"Crossref","is-referenced-by-count":0,"title":["Opening pandora's box: Implication of RLUT on secure FPGA applications and IP security"],"prefix":"10.1109","author":[{"given":"Debapriya Basu","family":"Roy","sequence":"first","affiliation":[]},{"given":"Shivam","family":"Bhasin","sequence":"additional","affiliation":[]},{"given":"Ivica","family":"Nikolic","sequence":"additional","affiliation":[]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","author":"g\u00fcneysu","year":"2011","journal-title":"Bart Preneel and Tsuyoshi Takagi editors CHES volume 6917 of LNCS"},{"key":"ref11","first-page":"346","author":"mentens","year":"2008","journal-title":"Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration"},{"key":"ref12","first-page":"39","author":"oswald","year":"2001","journal-title":"Randomized Addition-Subtraction Chains as a Countermeasure against Power Attacks"},{"key":"ref13","first-page":"95","author":"sasdrich","year":"2015","journal-title":"Side-Channel Protection by Randomizing Look-Up Tables on Reconfigurable Hardware"},{"journal-title":"Protecting Multiple Cores in a Single FPGA Design","year":"0","author":"drimer","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2169667"},{"key":"ref16","first-page":"369","article-title":"IP Protection of FPGA Cores Through a Novel Public\/Secret-Key Encryption Mechanism","author":"hanoun bassel soudan","year":"0","journal-title":"Secure System Design and Trustable Computing"},{"key":"ref17","first-page":"1137","article-title":"A puf-fsm binding scheme for fpga ip protection and pay-per-device licensing","author":"zhang","year":"2015","journal-title":"IEEE TIFS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"journal-title":"Combining PUF with RLUTs A Two Party Pay Per Use IP Licensing Scheme On FPGAs Manuscript under preparation","year":"0","author":"roy","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24126-5_15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581529"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1007\/s13389-012-0040-4","article-title":"Side channels as building blocks","volume":"2","author":"markus","year":"2012","journal-title":"Journal of Cryptographic Engineering"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718347"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140251"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/DSD.2015.119","article-title":"Integrated sensor: A backdoor for hardware trojan insertions","author":"ngo","year":"2015","journal-title":"2015 Euromicro Conference on Digital System Design DSD 2015"},{"key":"ref2","first-page":"1","article-title":"Tile before multiplication: An efficient strategy to optimize DSP multiplier for accelerating prime field ECC for NIST curves","author":"basu roy","year":"2014","journal-title":"The 51st Annual Design Automation Conference 2014 DAC '14"},{"key":"ref1","first-page":"62","article-title":"Ultra High Performance ECC over NIST Primes on Commercial FPGAs","author":"g\u00fcneysu","year":"2008","journal-title":"CHES"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_25"}],"event":{"name":"2017 IEEE 2nd International Verification and Security Workshop (IVSW)","start":{"date-parts":[[2017,7,3]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2017,7,5]]}},"container-title":["2017 IEEE 2nd International Verification and Security Workshop (IVSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8024489\/8031534\/08031558.pdf?arnumber=8031558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T13:55:11Z","timestamp":1570110911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8031558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ivsw.2017.8031558","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}