{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:39:58Z","timestamp":1730277598889,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325258","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T16:17:10Z","timestamp":1611159430000},"page":"1-10","source":"Crossref","is-referenced-by-count":6,"title":["Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs"],"prefix":"10.1109","author":[{"given":"Lizhou","family":"Wu","sequence":"first","affiliation":[]},{"given":"Siddharth","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[]},{"given":"Gouri Sankar","family":"Kar","sequence":"additional","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791518"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047080"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/13\/139601"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.4913942"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703416"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697963"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1454","DOI":"10.1016\/j.microrel.2011.07.001","article-title":"Design considerations and strategies for high-reliable STT-MRAM","volume":"51","author":"zhao","year":"2011","journal-title":"Microelectronics Rel"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4870917"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2960375"},{"key":"ref4","first-page":"214","article-title":"A 7Mb STT-MRAM in 22FFL FinFET technology with 4ns read sensing time at 0.9V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993551"},{"key":"ref6","first-page":"124","article-title":"MRAM defect analysis and fault modeling","author":"su","year":"2004","journal-title":"IEEE Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624749"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993469"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624725"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000029458.57095.bb"},{"journal-title":"Predictive Technology Model","year":"2018","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2018.8403867"},{"journal-title":"Introduction to Electrodynamics","year":"2013","author":"griffiths","key":"ref23"},{"key":"ref26","volume":"225","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2004","author":"bushnell","key":"ref25"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","start":{"date-parts":[[2020,11,1]]},"location":"Washington, DC, USA","end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325258.pdf?arnumber=9325258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:51:21Z","timestamp":1656438681000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325258","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}