{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:30:38Z","timestamp":1730277038859,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/isvlsi.2015.68","type":"proceedings-article","created":{"date-parts":[[2015,10,29]],"date-time":"2015-10-29T18:05:49Z","timestamp":1446141949000},"page":"178-182","source":"Crossref","is-referenced-by-count":4,"title":["An Improved Dynamic Latch Based Comparator for 8-Bit Asynchronous SAR ADC"],"prefix":"10.1109","author":[{"given":"Anush","family":"Bekal","sequence":"first","affiliation":[]},{"given":"Rohit","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Manish","family":"Goswami","sequence":"additional","affiliation":[]},{"given":"Babu R.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Ashok","family":"Srivatsava","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PrimeAsia.2013.6731207"},{"key":"ref11","article-title":"A low power 12-bit 200-kS\/s SAR ADC with a differential time domain comparator","volume":"32","author":"siyu","year":"2011","journal-title":"Journal of Semiconductors"},{"key":"ref12","article-title":"A 1.8V 1.1MS\/s 96.1 dB-SFDR successive approximation register analog-to-digital converter with calibration","volume":"34","author":"yingying","year":"2013","journal-title":"Journal of Semiconductors"},{"key":"ref13","article-title":"A 2.5MS\/s 225 W 8-bit Charge Redistribution SAR ADC for Multichannel Applications","author":"otfinowski","year":"2010","journal-title":"International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883204"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2015207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880372"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref8","first-page":"375","article-title":"Clocked Circuits","author":"baker","year":"2007","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9687-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030357"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2014.55"}],"event":{"name":"2015 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2015,7,8]]},"location":"Montpellier, France","end":{"date-parts":[[2015,7,10]]}},"container-title":["2015 IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7307713\/7308659\/07309559.pdf?arnumber=7309559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:06:44Z","timestamp":1490407604000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7309559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2015.68","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}