{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:53:04Z","timestamp":1725612784761},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isss.1999.814268","type":"proceedings-article","created":{"date-parts":[[2003,1,20]],"date-time":"2003-01-20T16:32:17Z","timestamp":1043080337000},"page":"107-113","source":"Crossref","is-referenced-by-count":31,"title":["Automatic architectural synthesis of VLIW and EPIC processors"],"prefix":"10.1109","author":[{"given":"S.","family":"Aditya","sequence":"first","affiliation":[]},{"given":"B.","family":"Ramakrishna Rau","sequence":"additional","affiliation":[]},{"given":"V.","family":"Kathail","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/36177.36201"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008842521805"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566472"},{"journal-title":"TTA Processor Synthesis In First Annual Conf of ASCI","year":"1995","author":"corporaal","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597161"},{"journal-title":"Automatic design of VLIW and EPIC instruction formats","year":"1999","author":"aditya","key":"ref2"},{"journal-title":"HPL PlayDoh architecture specification Version 1 0","year":"1994","author":"kathail","key":"ref9"},{"journal-title":"Automatic architectural synthesis and compiler retargeting for VLIW and EPIC processors","year":"1999","author":"aditya","key":"ref1"}],"event":{"name":"ISSS 99: 12th International Symposium on System Synthesis","acronym":"ISSS-99","location":"San Jose, CA, USA"},"container-title":["Proceedings 12th International Symposium on System Synthesis"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6603\/17629\/00814268.pdf?arnumber=814268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:31:02Z","timestamp":1489152662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/814268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isss.1999.814268","relation":{},"subject":[]}}