{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:13:04Z","timestamp":1725804784271},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T00:00:00Z","timestamp":1708214400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,2,18]]},"DOI":"10.1109\/isscc49657.2024.10454556","type":"proceedings-article","created":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T18:55:39Z","timestamp":1710356139000},"page":"572-574","source":"Crossref","is-referenced-by-count":2,"title":["34.4 A 3nm, 32.5TOPS\/W, 55.0TOPS\/mm2<\/sup> and 3.78Mb\/mm2<\/sup> Fully-Digital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell"],"prefix":"10.1109","author":[{"given":"Hidehiro","family":"Fujiwara","sequence":"first","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Haruki","family":"Mori","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Wei-Chang","family":"Zhao","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Kinshuk","family":"Khare","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Cheng-En","family":"Lee","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"TSMC,San Jose,CA"}]},{"given":"Vineet","family":"Joshi","sequence":"additional","affiliation":[{"name":"TSMC,Ottawa,Canada"}]},{"given":"Chao-Kai","family":"Chuang","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Shu-Huan","family":"Hsu","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Takeshi","family":"Hashizume","sequence":"additional","affiliation":[{"name":"TSMC,Yokohama,Japan"}]},{"given":"Toshiaki","family":"Naganuma","sequence":"additional","affiliation":[{"name":"TSMC,Yokohama,Japan"}]},{"given":"Chen-Hung","family":"Tien","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Yao-Yi","family":"Liu","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Yen-Chien","family":"Lai","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Chia-Fu","family":"Lee","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Tan-Li","family":"Chou","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Kerem","family":"Akarvardar","sequence":"additional","affiliation":[{"name":"TSMC,San Jose,CA"}]},{"given":"Saman","family":"Adham","sequence":"additional","affiliation":[{"name":"TSMC,Ottawa,Canada"}]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Yen-Huei","family":"Chen","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]},{"given":"Tsung-Yung Jonathan","family":"Chang","sequence":"additional","affiliation":[{"name":"TSMC,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","first-page":"132","article-title":"A 4nm 6163-TOPS\/W\/b 4790\u2212TOPS\/mm2\/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update","volume-title":"ISSCC","author":"Mori"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870333"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185253"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067422"}],"event":{"name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2024,2,18]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2024,2,22]]}},"container-title":["2024 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10454133\/10454267\/10454556.pdf?arnumber=10454556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T12:33:09Z","timestamp":1711456389000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10454556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,18]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc49657.2024.10454556","relation":{},"subject":[],"published":{"date-parts":[[2024,2,18]]}}}