{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:14:36Z","timestamp":1730276076025,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9062966","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T02:26:02Z","timestamp":1586831162000},"page":"266-268","source":"Crossref","is-referenced-by-count":8,"title":["17.1 A \u2212240dB-FoMjitter<\/sub> and \u2212115dBc\/Hz PN @ 100kHz, 7.7GHz Ring-DCO-Based Digital PLL Using P\/I-Gain Co-Optimization and Sequence-Rearranged Optimally Spaced TDC for Flicker-Noise Reduction"],"prefix":"10.1109","author":[{"given":"Yongsun","family":"Lee","sequence":"first","affiliation":[]},{"given":"Taeho","family":"Seong","sequence":"additional","affiliation":[]},{"given":"Jeonghyun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chanwoong","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Hangi","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2646803"},{"key":"ref1","first-page":"821","article-title":"A Bang Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques","volume":"51","author":"kuan","year":"2016","journal-title":"IEEE JSSC"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2020,2,16]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09062966.pdf?arnumber=9062966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:51:40Z","timestamp":1656438700000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9062966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9062966","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}