{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:47:30Z","timestamp":1725760050583},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870257","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"page":"54-55","source":"Crossref","is-referenced-by-count":37,"title":["3.3 A 14nm 1GHz FPGA with 2.5D transceiver integration"],"prefix":"10.1109","author":[{"given":"David","family":"Greenhill","sequence":"first","affiliation":[]},{"given":"Ron","family":"Ho","sequence":"additional","affiliation":[]},{"given":"David","family":"Lewis","sequence":"additional","affiliation":[]},{"given":"Herman","family":"Schmit","sequence":"additional","affiliation":[]},{"given":"Kok Hong","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Andy","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Sean","family":"Atsatt","sequence":"additional","affiliation":[]},{"given":"Dana","family":"How","sequence":"additional","affiliation":[]},{"given":"Peter","family":"McElheny","sequence":"additional","affiliation":[]},{"given":"Keith","family":"Duwel","sequence":"additional","affiliation":[]},{"given":"Jeffrey","family":"Schulz","sequence":"additional","affiliation":[]},{"given":"Darren","family":"Faulkner","sequence":"additional","affiliation":[]},{"given":"Gopal","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"George","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hee Kong","family":"Phoon","sequence":"additional","affiliation":[]},{"given":"Han Wooi","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Wei-Yee","family":"Koay","sequence":"additional","affiliation":[]},{"given":"Ty","family":"Garibay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2847263.2847279"},{"key":"ref3","first-page":"159","article-title":"The Stratix™ 10 Highly Pipelined FPGA Architecture","author":"lewis","year":"2016","journal-title":"ACM FPGA"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/360276.360331"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ECTC.2016.201"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2017,2,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870257.pdf?arnumber=7870257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:37:59Z","timestamp":1513175879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870257","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}