{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:32:26Z","timestamp":1725615146346},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/isscc.2013.6487752","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T16:58:31Z","timestamp":1365181111000},"page":"320-321","source":"Crossref","is-referenced-by-count":6,"title":["A 27% active and 85% standby power reduction in dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit"],"prefix":"10.1109","author":[{"given":"F.","family":"Tachibana","sequence":"first","affiliation":[]},{"given":"O.","family":"Hirabayashi","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Takeyama","sequence":"additional","affiliation":[]},{"given":"M.","family":"Shizuno","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kawasumi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kushida","sequence":"additional","affiliation":[]},{"given":"A.","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Niki","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sasaki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yabe","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Unekawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply sram with 0.179?m2 cell in 40nm cmos using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"1","first-page":"2572","article-title":"A 4.2ghz 0.3mm2 256kb dual-vcc sram building block in 65nm cmos","author":"khellah","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","first-page":"1","article-title":"0.5-v input digital ldo with 98.7% current efficiency and 2.7-?a quiescent current in 65nm cmos","author":"okuma","year":"2010","journal-title":"Proc CICC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123627"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123628"}],"event":{"name":"2013 IEEE International Solid-State Circuits Conference (ISSCC 2013)","start":{"date-parts":[[2013,2,17]]},"location":"San Francisco, CA","end":{"date-parts":[[2013,2,21]]}},"container-title":["2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6480926\/6487590\/06487752.pdf?arnumber=6487752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:00:38Z","timestamp":1490191238000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6487752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2013.6487752","relation":{},"subject":[],"published":{"date-parts":[[2013,2]]}}}