{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T11:56:17Z","timestamp":1723636577366},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5434077","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"source":"Crossref","is-referenced-by-count":314,"title":["A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS"],"prefix":"10.1109","author":[{"given":"Jason","family":"Howard","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Dighe","sequence":"additional","affiliation":[]},{"given":"Yatin","family":"Hoskote","sequence":"additional","affiliation":[]},{"given":"Sriram","family":"Vangal","sequence":"additional","affiliation":[]},{"given":"David","family":"Finan","sequence":"additional","affiliation":[]},{"given":"Gregory","family":"Ruhl","sequence":"additional","affiliation":[]},{"given":"David","family":"Jenkins","sequence":"additional","affiliation":[]},{"given":"Howard","family":"Wilson","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Borkar","sequence":"additional","affiliation":[]},{"given":"Gerhard","family":"Schrom","sequence":"additional","affiliation":[]},{"given":"Fabrice","family":"Pailet","sequence":"additional","affiliation":[]},{"given":"Shailendra","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Tiju","family":"Jacob","sequence":"additional","affiliation":[]},{"given":"Satish","family":"Yada","sequence":"additional","affiliation":[]},{"given":"Sraven","family":"Marella","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Salihundam","sequence":"additional","affiliation":[]},{"given":"Vasantha","family":"Erraguntla","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Konow","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Riepen","sequence":"additional","affiliation":[]},{"given":"Guido","family":"Droege","sequence":"additional","affiliation":[]},{"given":"Joerg","family":"Lindemann","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Gries","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Apel","sequence":"additional","affiliation":[]},{"given":"Kersten","family":"Henriss","sequence":"additional","affiliation":[]},{"given":"Tor","family":"Lund-Larsen","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Steibl","sequence":"additional","affiliation":[]},{"given":"Shekhar","family":"Borkar","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]},{"given":"Rob Van Der","family":"Wijngaart","sequence":"additional","affiliation":[]},{"given":"Timothy","family":"Mattson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2001\/450503"},{"key":"ref3","first-page":"98","article-title":"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS","author":"vangal","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"58","article-title":"A Family of 45nm IA Processors","author":"kumar","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","article-title":"A 45nm Logic Technology with High-k-Metal Gate Transistors, Strained Silicon, 9Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging","author":"mistry","year":"2007","journal-title":"IEDM Dig Tech Papers"},{"key":"ref1","first-page":"202","article-title":"A 3.3V 0.6um BiCMOS Superscalar Microprocessor","author":"schutz","year":"1994","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2010,2,7]]},"end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05434077.pdf?arnumber=5434077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:43:27Z","timestamp":1489866207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5434077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5434077","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}