{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:18:21Z","timestamp":1725491901177},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696092","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"557-566","source":"Crossref","is-referenced-by-count":2,"title":["An 8.4ns Column-Access 1.3Gb\/s\/pin DDR3 SDRAM with an 8:4 Multiplexed Data-Transfer Scheme"],"prefix":"10.1109","author":[{"given":"H.","family":"Fujisawa","sequence":"first","affiliation":[]},{"given":"S.","family":"Kubouchi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kuroki","sequence":"additional","affiliation":[]},{"given":"N.","family":"Nishioka","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Riho","sequence":"additional","affiliation":[]},{"given":"H.","family":"Noda","sequence":"additional","affiliation":[]},{"given":"I.","family":"Fujii","sequence":"additional","affiliation":[]},{"given":"H.","family":"Yoko","sequence":"additional","affiliation":[]},{"given":"R.","family":"Takishita","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ito","sequence":"additional","affiliation":[]},{"given":"H.","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"M.","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","first-page":"415","article-title":"A Novel W\/WNx\/Dual-gate CMOS Technology for Highspeed DRAM Having Enhanced Retention Time and Reliability","author":"saino","year":"0","journal-title":"IEDM Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845555"},{"key":"ref1","first-page":"370","article-title":"A 512Mbit, 1.6Gbps\/pin DDR3 SDRAM Prototype with Cio Minimization and Self-Calibration Techniques","author":"park","year":"2005","journal-title":"Dig Symp VLSI Circuits"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696092.pdf?arnumber=1696092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T20:49:23Z","timestamp":1622234963000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696092","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}