{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:45:40Z","timestamp":1725669940782},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450508","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T13:45:07Z","timestamp":1271771107000},"page":"646-651","source":"Crossref","is-referenced-by-count":13,"title":["Comparative study on delay degrading estimation due to NBTI with circuit\/instance\/transistor-level stress probability consideration"],"prefix":"10.1109","author":[{"given":"Hiroaki","family":"Konoura","sequence":"first","affiliation":[]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref11","first-page":"342","article-title":"Reliability mechanisms and the impact on IC designs","author":"cao","year":"2009","journal-title":"Proc ASP-DAC"},{"key":"ref12","first-page":"735","article-title":"An efficient method to identify critical gates under circuit aging","author":"wang","year":"2007","journal-title":"Proc CICC"},{"key":"ref13","first-page":"47","article-title":"A gate delay model focusing on current fluctuation over wide-range of process and environmental variability","author":"shinkai","year":"2006","journal-title":"Proc ICCAD"},{"year":"2005","journal-title":"PathMill and PathMill Plus User Guide","key":"ref14"},{"year":"0","key":"ref15"},{"key":"ref4","first-page":"714","article-title":"Calculation of stress probability for NBTI-aware timing analyasis","author":"stempkovsky","year":"2009","journal-title":"Proc ISQED"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISQED.2008.4479836"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1016\/j.microrel.2004.03.019"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISQED.2008.4479834"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/IEDM.2004.1419079"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/RELPHY.2008.4559018"},{"key":"ref2","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"wang","year":"2007","journal-title":"Proc ASP-DAC"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/CICC.2006.320885"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/IEDM.2005.1609445"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450508.pdf?arnumber=5450508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:59:22Z","timestamp":1489867162000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450508","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}