{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:29:14Z","timestamp":1725701354712},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/isqed.2010.5450480","type":"proceedings-article","created":{"date-parts":[[2010,4,20]],"date-time":"2010-04-20T09:45:07Z","timestamp":1271756707000},"page":"839-844","source":"Crossref","is-referenced-by-count":14,"title":["Measurement circuits for acquiring SET pulsewidth distribution with sub-FO1-inverter-delay resolution"],"prefix":"10.1109","author":[{"given":"Ryo","family":"Harada","sequence":"first","affiliation":[]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.840020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2017374"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"year":"2001","key":"ref14","article-title":"Measurement and reporting of alpha rarticles and terrestrial cosmic ray-induced soft errors in semiconductor devices"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860679"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref6","article-title":"Combinational logic soft error correction","author":"mitra","year":"2006","journal-title":"Proc International Test Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2007725"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.885589"},{"key":"ref7","first-page":"59","article-title":"Evaluating circuit reliability under probabilistic gate-level fault models","author":"patel","year":"2003","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.885110"}],"event":{"name":"2010 11th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2010,3,22]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,3,24]]}},"container-title":["2010 11th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5443864\/5450389\/05450480.pdf?arnumber=5450480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T16:06:02Z","timestamp":1489853162000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5450480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2010.5450480","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}