{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:51:46Z","timestamp":1725551506089},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,3]]},"DOI":"10.1109\/isqed.2007.82","type":"proceedings-article","created":{"date-parts":[[2007,4,24]],"date-time":"2007-04-24T18:18:22Z","timestamp":1177438702000},"page":"660-665","source":"Crossref","is-referenced-by-count":3,"title":["Future Prediction of Self-Heating in Short Intra-Block Wires"],"prefix":"10.1109","author":[{"given":"Kenichi","family":"Shinkai","sequence":"first","affiliation":[]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1145\/277044.277071","article-title":"Planning for performance","author":"otten","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"18"},{"journal-title":"A Predictive Transistor Model based on ITRS","year":"0","author":"uemura","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.820790"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859612"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/101.960685"},{"year":"2005","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369779"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/95.725203"},{"key":"7","first-page":"165","article-title":"Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects","author":"chiang","year":"2001","journal-title":"Proc ICCAD"},{"key":"6","first-page":"336","article-title":"Modeling and Analysis of Via Hot Spots and Implications for ULSI Interconnect Reliability","author":"im","year":"2002","journal-title":"Proc IRPS"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782207"},{"key":"8","first-page":"261","article-title":"Effect of Via Separation and Low-k Dielectric Materials on the Thermal Characteristics of Cu Interconnects","author":"chiang","year":"2000","journal-title":"IEDM"}],"event":{"name":"8th International Symposium on Quality Electronic Design (ISQED'07)","start":{"date-parts":[[2007,3,26]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,3,28]]}},"container-title":["8th International Symposium on Quality Electronic Design (ISQED'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4148982\/4148983\/04149110.pdf?arnumber=4149110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T16:40:38Z","timestamp":1497717638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4149110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2007.82","relation":{},"subject":[],"published":{"date-parts":[[2007,3]]}}}