{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:32:32Z","timestamp":1725723152541},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2005.47","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"586-591","source":"Crossref","is-referenced-by-count":24,"title":["Dummy Filling Methods for Reducing Interconnect Capacitance and Number of Fills"],"prefix":"10.1109","author":[{"given":"A.","family":"Kurokawa","sequence":"first","affiliation":[]},{"given":"T.","family":"Kanamoto","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ibe","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kasebe","sequence":"additional","affiliation":[]},{"family":"Chang Wei Fong","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kage","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"H.","family":"Masuda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TSM.2003.818956"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ISQED.2003.1194767"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/SISPAD.2002.1034528"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/16.661228"},{"key":"7","first-page":"485","article-title":"Efficient capacitance extraction method for interconnects with dummy fills","author":"kurokawa","year":"2004","journal-title":"proc of CICC"},{"key":"6","first-page":"685","article-title":"Analyzing the effects of floating dummy-fills: From feature scale analysis to fullchip RC extraction","author":"lee","year":"2001","journal-title":"Proc of IEDM"},{"key":"5","first-page":"98","article-title":"An exhaustive method for characterizing the interconnect capacitance considering the floating dummyfills by employing an efficient field solving algorithm","author":"park","year":"2002","journal-title":"Proc of SISPAD"},{"key":"4","first-page":"373","article-title":"Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling","author":"lee","year":"2003","journal-title":"Proc of ISQED"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/775832.775841"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/43.752928"},{"year":"0","key":"11"},{"year":"0","key":"12"}],"event":{"name":"Sixth International Symposium on Quality of Electronic Design (ISQED'05)","location":"San Jose, CA, USA"},"container-title":["Sixth International Symposium on Quality of Electronic Design (ISQED'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9684\/30568\/01410648.pdf?arnumber=1410648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:04:43Z","timestamp":1489536283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1410648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2005.47","relation":{},"subject":[]}}