{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:47:21Z","timestamp":1725508041275},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2004.1291362","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"106-114","source":"Crossref","is-referenced-by-count":0,"title":["Using cache mapping to improve memory performance of handheld devices"],"prefix":"10.1109","author":[{"family":"Rong Xu","sequence":"first","affiliation":[]},{"family":"Zhiyuan Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Intel StrongARM* SA-1110 Microprocessor Developer's Manual","year":"2001","key":"ref10"},{"journal-title":"Intel PXA250 and PXA210 Application Processors Developer's Manual","year":"2002","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.817393"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604734"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354898"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/502251.502257"},{"journal-title":"Computer Sciences Technical Report TR 04–001","year":"2004","author":"li","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.1996.551402"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/503272.503283"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291036"},{"journal-title":"Technical Report 1342","year":"1997","author":"burger","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301635"},{"key":"ref5","article-title":"Design of HP PA 7200 CPU","author":"chan","year":"1996","journal-title":"Hewlett-Packard Journal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(76)90059-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301633"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1255792"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1996.537156"},{"key":"ref22","first-page":"11","article-title":"Evaluation of a split scalar\/array cache architecture","author":"tomasko","year":"1997","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture Special Issue on Distributed Shared Memory and Related Issues"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277941"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995704"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"}],"event":{"name":"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004","location":"Austin, TX, USA"},"container-title":["IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9067\/28758\/01291362.pdf?arnumber=1291362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:59:09Z","timestamp":1489449549000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1291362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ispass.2004.1291362","relation":{},"subject":[]}}