{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:52:39Z","timestamp":1725439959236},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/isocc.2017.8368842","type":"proceedings-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T18:04:36Z","timestamp":1529690676000},"page":"152-154","source":"Crossref","is-referenced-by-count":0,"title":["Building block multi-chip systems using inductive coupling through chip interface"],"prefix":"10.1109","author":[{"given":"Hideharu","family":"Amano","sequence":"first","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Matsutani","sequence":"additional","affiliation":[]},{"given":"Mitaro","family":"Namiki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Digital Embedded Memory Scheme using Voltage Scaling and Body Bias Separation for Low-Power System","author":"yoshida","year":"2017","journal-title":"Proc on the 14th international SoC Design Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056851"},{"key":"ref6","first-page":"60","article-title":"NOSQL Cache Design Combining In-NIC and In-Kernel Cache","author":"tokuyoshi","year":"2016","journal-title":"Proc of the 24th IEEE International Symposium on High Performance Interconnects (Hot Interconnects 2)"},{"key":"ref5","article-title":"Scalable Deep Neural Network Accelerator Cores with Cubic Integration using Through Chip Interface","author":"sakamoto","year":"2017","journal-title":"Proc on the 14th international SoC Design Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.536"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.112"},{"key":"ref1","first-page":"424","article-title":"A 1Tb\/s sW Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link","author":"miura","year":"2006","journal-title":"Proc Int Solid-State Circuits Conf (ISSCC'06)"}],"event":{"name":"2017 International SoC Design Conference (ISOCC)","start":{"date-parts":[[2017,11,5]]},"location":"Seoul","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 International SoC Design Conference (ISOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362894\/8368771\/08368842.pdf?arnumber=8368842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T20:45:11Z","timestamp":1598215511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isocc.2017.8368842","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}