{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:52:39Z","timestamp":1729612359644,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2003.1201416","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T16:27:43Z","timestamp":1087921663000},"page":"267-272","source":"Crossref","is-referenced-by-count":4,"title":["Complementary self-biased scheme for the robust design of CMOS\/SET hybrid multi-valued logic"],"prefix":"10.1109","author":[{"family":"Ki-Whan Song","sequence":"first","affiliation":[]},{"family":"Sang Hoon Lee","sequence":"additional","affiliation":[]},{"family":"Dae Hwan Kim","sequence":"additional","affiliation":[]},{"family":"Kyung Rok Kim","sequence":"additional","affiliation":[]},{"family":"Jaewoo Kyung","sequence":"additional","affiliation":[]},{"family":"Gwanghyeon Baek","sequence":"additional","affiliation":[]},{"family":"Chun-An Lee","sequence":"additional","affiliation":[]},{"family":"Jong Duk Lee","sequence":"additional","affiliation":[]},{"family":"Byung-Gook Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"32","article-title":"Single-electron multiple-valued base-n full adder circuit using a bunch of electrons as a unit logic laue","author":"suda","year":"0","journal-title":"Abs 2001 Silicon Nanoelectronics Workshop"},{"key":"2","first-page":"1607","article-title":"Multiple-valued inverter using a single-electron-tunneling circuit","volume":"e82 c","author":"akazawa","year":"1999","journal-title":"IEICE Trans Electron"},{"key":"10","first-page":"863","article-title":"Room-temperature operation of multifunctional single-electron transistor logic","author":"uchida","year":"0","journal-title":"IEDM Tech Dig 2000"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979453"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.37.3257"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.38.396"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.37.3257"},{"key":"4","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1109\/16.992872","article-title":"Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic","volume":"49","author":"kim","year":"2002","journal-title":"IEEE Trans Electron Devices"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.39.2321"},{"key":"8","first-page":"77","article-title":"A practical SPICE model based on realistic single-electron transistor","author":"lee","year":"0","journal-title":"Abst of Silicon Nanoelectronics Workshop 2002"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2001.981456"}],"event":{"name":"33rd International Symposium on Multiple-Valued Logic, 2003.","location":"Meiji University, Tokyo, Japan"},"container-title":["33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8551\/27046\/01201416.pdf?arnumber=1201416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:15:31Z","timestamp":1497586531000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1201416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2003.1201416","relation":{},"subject":[]}}