{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:07:09Z","timestamp":1730275629435,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.1999.779695","type":"proceedings-article","created":{"date-parts":[[2003,1,20]],"date-time":"2003-01-20T17:23:24Z","timestamp":1043083404000},"page":"50-58","source":"Crossref","is-referenced-by-count":5,"title":["Bi-decompositions of multi-valued functions for circuit design and data mining applications"],"prefix":"10.1109","author":[{"given":"B.","family":"Steinbach","sequence":"first","affiliation":[]},{"given":"M.A.","family":"Perkowski","sequence":"additional","affiliation":[]},{"given":"C.","family":"Lang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","first-page":"36","article-title":"On a special kind decomposition of weakly specified Boolean functions","author":"zakrevskij","year":"1997","journal-title":"Computer-Aided Design of Discrete Devices"},{"key":"ref33","first-page":"1","article-title":"Synthesis for Full Testability of Partitioned Combinational Circuits Using Boolean Differential Calculus","author":"steinbach","year":"1997","journal-title":"Proc IWLS '97"},{"key":"ref32","first-page":"74","article-title":"Designing for Testability of Long Pipeline of Modules","author":"steinbach","year":"1997","journal-title":"Tagungsband - 9 Workshop \"Testmethoden und Zuverlassigkeit von Schaltungen und Systemen"},{"key":"ref31","first-page":"31","article-title":"Synthesis for Full Testability of Large Partitioned Combinational Circuits","author":"steinbach","year":"0","journal-title":"Steinbach B (Hrsg ) Boolesche Probleme Proc 2nd Workshop"},{"key":"ref30","first-page":"23","article-title":"Design of large digital circuits utilizing functional and structural properties","author":"steinbach","year":"1996","journal-title":"Steinbach B (Hrsg ) Boolesche Probleme Proceedings des 2 Workshops"},{"key":"ref37","first-page":"419","article-title":"PLA decomposition over input variables","volume":"24","author":"zakrevskij","year":"1980","journal-title":"Doklady AN BSSR"},{"key":"ref36","first-page":"5","article-title":"An algorithm for decomposition of Boolean functions","author":"zakrevskij","year":"1964","journal-title":"Trudy SPhTI"},{"key":"ref35","first-page":"11","article-title":"Three Models and Some Theorems on Decomposition of Boolean Function","author":"steinbach","year":"1998","journal-title":"Boolean Problems Proc 3rd Intern Workshops on Boolean Problems"},{"key":"ref34","first-page":"7","article-title":"Logical Design of Fully Testable Large Circuits by Decomposition","volume":"1","author":"steinbach","year":"0","journal-title":"Proc Second Intern Conf on Computer-Aided Design of Discrete Devices (CAD DD'97)"},{"journal-title":"Unified approach to functional decompositions of switching functions","year":"1995","author":"perkowski","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601367"},{"key":"ref12","article-title":"On Bi-Decompositions of Logic Functions","author":"sasao","year":"1997","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246238"},{"journal-title":"Pattern Theory An Engineering Paradigm for Algorithm Design","year":"1991","author":"ross","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1949.tb03624.x"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5725-8_20"},{"journal-title":"Preprint from the author","year":"1998","author":"zupan","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1998.711768"},{"key":"ref19","first-page":"1","article-title":"Exact Graph Coloring for Functional Decomposition: Do we Need it?","author":"malvi","year":"1998","journal-title":"Proc 3rd Int Work Boolean Problems"},{"key":"ref28","article-title":"Dekompositorische Schaltungssynthese mit komplexen Logikmoduln","author":"steinbach","year":"1994","journal-title":"Tagungunterlagen des GI\/ITG - Workshops \"Anwender- programmierbare Schaltungen"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1998.679330"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601416"},{"key":"ref29","first-page":"161","article-title":"Synthesis of MultiLevel Circuits Using EXOR-Gates","author":"steinbach","year":"1995","journal-title":"Proc RM'95"},{"year":"0","key":"ref5"},{"key":"ref8","first-page":"143","article-title":"A New Representation of Strongly Unspecified Switching Functions and Its Application to Multi-Level AND\/OR\/EXOR Synthesis","author":"perkowski","year":"1995","journal-title":"Proc RM'95"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.298033"},{"journal-title":"A New Approach to the Design of Switching Circuits","year":"1962","author":"curtis","key":"ref2"},{"journal-title":"A Survey of Literature on Function Decomposition","year":"1995","author":"perkowski","key":"ref9"},{"key":"ref1","first-page":"74","article-title":"The decomposition of switching functions","author":"ashenhurst","year":"1957","journal-title":"Proc Int Symp Th Swi"},{"journal-title":"Logikentwurf mit XBOOLE","year":"1991","author":"bochmann","key":"ref20"},{"key":"ref22","article-title":"Effiziente Methoden zum Logikentwurf testbarer kombinatorischer Schaltungen und deren impliziten Testsatzberechnung","author":"le","year":"1991","journal-title":"Proc 3rd ITG\/GI-Workshop \"Testmethoden und Zuverlassigkeit von Schaltungen und Systemen"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206428"},{"key":"ref24","article-title":"Auflosbarkeit und Eindeutigkeit Boolescher Gleichungen","author":"steinbach","year":"1992","journal-title":"Wissenschaftliche Schriftenreihe der TU Chemnitz"},{"key":"ref23","article-title":"Entwurf testbarer Schaltnetzwerke","author":"steinbach","year":"1990","journal-title":"Wissenschaftliche Schriftenreihe der TU Chemnitz"},{"key":"ref26","first-page":"65","author":"steinbach","year":"1993","journal-title":"Power and Timing Modelling for Performance of Integrated Circuits"},{"key":"ref25","first-page":"297","volume":"9","author":"steinbach","year":"1992","journal-title":"Systems Analysis Modelling Simulation"}],"event":{"name":"29th International Symposium on Multiple-Valued Logic","acronym":"ISMUL-99","location":"Freiburg, Germany"},"container-title":["Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6333\/16922\/00779695.pdf?arnumber=779695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T19:30:25Z","timestamp":1489174225000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/779695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/ismvl.1999.779695","relation":{},"subject":[]}}