{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:24:15Z","timestamp":1730273055069,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/ised.2014.55","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:26:38Z","timestamp":1438277198000},"page":"219-223","source":"Crossref","is-referenced-by-count":4,"title":["A Low Power 8-Bit Asynchronous SAR ADC Design Using Charge Scaling DAC"],"prefix":"10.1109","author":[{"given":"Anush","family":"Bekal","sequence":"first","affiliation":[]},{"given":"Manish","family":"Goswami","sequence":"additional","affiliation":[]},{"given":"B.R.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"D.","family":"Pal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"208","article-title":"A low power preamplifier latch based comparator using 180nm CMOS technology","author":"shabi","year":"2013","journal-title":"IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)"},{"key":"ref11","article-title":"The Data Conversion Handbook","author":"kester","year":"2005","journal-title":"Analog Devices"},{"key":"ref12","article-title":"Optimum control logic for successive approximation analog to digital converters","author":"anderson","year":"0","journal-title":"Communication Systems"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"1998","author":"baker","key":"ref13"},{"article-title":"CMOS Analog Circuit Design","year":"0","author":"philip","key":"ref14"},{"key":"ref15","article-title":"A 2.5MS\/s $225\\ \\ \\mu \\text{W}$ 8-bit Charge Redistribution SAR ADC for Multichannel Applications","author":"otfinowski","year":"2010","journal-title":"Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010 MIXDES"},{"key":"ref16","first-page":"241","article-title":"A 1 V 11fJ\/ Conversion step 10 bit 10MS\/s asynchronous SAR ADC in $0.18\\mu \\text{m}$ CMOS","author":"liu","year":"2010","journal-title":"Symposium on VLSI Circuits (VLSIC)"},{"key":"ref17","article-title":"A low power 12-bit 200-kS\/s SAR ADC with a differential time domain comparator","volume":"32","author":"siyu","year":"2011","journal-title":"Journal of Semiconductors"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/31\/6\/065004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/35.392999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/35.393000"},{"key":"ref6","first-page":"2239","article-title":"A 0.6V 8b 100MS\/s SAR ADC with Minimized DAC capacitance and switching energy in 65nm CMOS","author":"wu","year":"2013","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.1994.636970"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref7","first-page":"236","article-title":"A 0.92mW 10-bit 50MS\/s SAR ADC in $0.13\\mu \\text{m}$ CMOS process","author":"liu","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/35.393001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"}],"event":{"name":"2014 Fifth International Symposium on Electronic System Design (ISED)","start":{"date-parts":[[2014,12,15]]},"location":"Surathkal","end":{"date-parts":[[2014,12,17]]}},"container-title":["2014 Fifth International Symposium on Electronic System Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7172584\/7172585\/07172782.pdf?arnumber=7172782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,12]],"date-time":"2019-04-12T01:18:55Z","timestamp":1555031935000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7172782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ised.2014.55","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}