{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:57:12Z","timestamp":1740103032806,"version":"3.37.3"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558286","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing"],"prefix":"10.1109","author":[{"given":"Elena","family":"Ferro","sequence":"first","affiliation":[{"name":"IBM Research Europe,Rüschlikon,Switzerland,8803"}]},{"given":"Athanasios","family":"Vasilopoulos","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Rüschlikon,Switzerland,8803"}]},{"given":"Corey","family":"Lammie","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Rüschlikon,Switzerland,8803"}]},{"given":"Manuel Le","family":"Gallo","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Rüschlikon,Switzerland,8803"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"IIS-ETH Zürich,Zürich,Switzerland,8092"}]},{"given":"Irem","family":"Boybat","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Rüschlikon,Switzerland,8803"}]},{"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[{"name":"IBM Research Europe,Rüschlikon,Switzerland,8803"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140414"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01010-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3221390"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371990"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720519"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"volume-title":"Nvidia Pushes Deep Learning Inference With New Pascal GPUs","year":"2016","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926331"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019486"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558286.pdf?arnumber=10558286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,12]],"date-time":"2024-07-12T17:34:15Z","timestamp":1720805655000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558286","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}