{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:11:37Z","timestamp":1725783097803},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,19]],"date-time":"2024-05-19T00:00:00Z","timestamp":1716076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,19]]},"DOI":"10.1109\/iscas58744.2024.10558064","type":"proceedings-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T17:22:52Z","timestamp":1719940972000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Efficient FPGA Resource Utilization in Wired-Logic Processors Using Coarse and Fine Segmentation of LUTs for Non-Linear Functions"],"prefix":"10.1109","author":[{"given":"Dongzhu","family":"Li","sequence":"first","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]},{"given":"Tianqi","family":"Zhao","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering,Beijing,China"}]},{"given":"Kenji","family":"Kobayashi","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]},{"given":"Atsutake","family":"Kosuge","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]},{"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2021.3137263"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895600"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181427"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185297"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731668"},{"article-title":"A fast network exploration strategy to profile low energy consumption for keyword spotting","year":"2022","author":"Mazumder","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00013"}],"event":{"name":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2024,5,19]]},"location":"Singapore, Singapore","end":{"date-parts":[[2024,5,22]]}},"container-title":["2024 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10557746\/10557828\/10558064.pdf?arnumber=10558064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T07:01:10Z","timestamp":1719990070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10558064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,19]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas58744.2024.10558064","relation":{},"subject":[],"published":{"date-parts":[[2024,5,19]]}}}