{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T04:22:47Z","timestamp":1746073367840,"version":"3.40.4"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180777","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Deep Sub-pJ\/Bit Low-Area Energy-Security Scalable SIMON Crypto-Core in 40 nm"],"prefix":"10.1109","author":[{"given":"Sachin","family":"Taneja","sequence":"first","affiliation":[{"name":"National University of Singapore, Singapore"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Recommendation for key management","author":"barker","year":"2012","journal-title":"National Institute of Standards and Technology"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/11894063_9","article-title":"Breaking Ciphers with COPACOBANA - A Cost-Optimized Parallel Code Breaker","author":"kumar","year":"2006","journal-title":"Lecture Notes in Computer Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04101-3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/358699.358718"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2881461"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342932"},{"key":"ref5","first-page":"1","article-title":"A compact 446 Gbps\/W AES accelerator for mobile SoC and IoT in 40nm","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747946"},{"key":"ref7","first-page":"266c","article-title":"A 2.5ns-latency 0.39pJ\/b 289?m2\/Gb\/s ultra-light-weight PRINCE cryptographic processor","author":"miura","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780123"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579274"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180777.pdf?arnumber=9180777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T23:24:12Z","timestamp":1746055452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180777","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}