{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:06:44Z","timestamp":1730272004637,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702609","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Comparison of RTL Conversion and GL Conversion from Synchronous Circuits to Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"Shogo","family":"Semba","sequence":"first","affiliation":[]},{"given":"Hiroshi","family":"Saito","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026577"},{"key":"ref3","first-page":"411","article-title":"Design of Asynchronous Circuits by Synchronous CAD Tools","author":"kondratyev","year":"2002","journal-title":"Proc DAC"},{"key":"ref6","first-page":"1005","article-title":"QModules: Internally Clocked Delay Insensitive Modules","volume":"c 37","author":"rosenberger","year":"1998","journal-title":"IEEE TC"},{"key":"ref5","first-page":"219","article-title":"A delay Adjustment Method for Asynchronous Circuits with Bundled-data Implementation Considering a Latency Constraint","author":"yoshimi","year":"2016","journal-title":"Proc SASIMI"},{"journal-title":"Proc FDL (poster)","article-title":"Generation of Asynchronous RTL Models from Synchronous RTL Models Described in XML","year":"2018","author":"semba","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2019,5,26]]},"location":"Sapporo, Japan","end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702609.pdf?arnumber=8702609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:08:47Z","timestamp":1657854527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702609","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}