{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:54:37Z","timestamp":1725555277515},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168693","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"553-556","source":"Crossref","is-referenced-by-count":1,"title":["A 160MHz-to-2GHz low jitter fast lock all-digital DLL with phase tracking technique"],"prefix":"10.1109","author":[{"given":"Shuo-Hong","family":"Hung","sequence":"first","affiliation":[]},{"given":"Wei-Hao","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Kuan-I","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yi-Wei","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Min-Han","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Charlie Chung-Ping","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref8","first-page":"158","article-title":"A 1.3-mW, 1.6-GHz Digital Delay-Locked Loop with Two-Cycle Locking Time and Dither-Free Tracking","author":"kim","year":"2013","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref7","first-page":"244","article-title":"A 400MHz ?1.6GHz Fast Lock, Jitter Filtering ADDLL based Burst Mode Memory Interface","author":"hossain","year":"2013","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047994"},{"key":"ref1","first-page":"282","article-title":"A 0.1-to-1.5GHz 4.2mW ALL-Digital DLL With Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology","author":"yun","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Paper"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168693.pdf?arnumber=7168693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:16:37Z","timestamp":1490368597000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168693","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}