{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:15:16Z","timestamp":1729649716924,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/iscas.2014.6865263","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:16:29Z","timestamp":1406754989000},"page":"826-829","source":"Crossref","is-referenced-by-count":1,"title":["An LSI implementation of a bit-parallel cellular multiplier over GF(2<sup>4<\/sup>) using secure charge-sharing symmetric adiabatic logic"],"prefix":"10.1109","author":[{"given":"Cancio","family":"Monteiro","sequence":"first","affiliation":[]},{"given":"Yasuhiro","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Toshikazu","family":"Sekine","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Advances in Cryptology (CRYPTO 99)"},{"key":"2","first-page":"385","article-title":"Low-complexity bit-parallel systolic architecture for Computing AB2+C in a class of finite field GF(24)","volume":"48","author":"lee","year":"2001","journal-title":"IEEE Trans Circuit and Syst II"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.003"},{"key":"1","first-page":"2657","article-title":"Computation of AB2 multiplier in GF(2m) using an efficient low-complexity cellular architecture","volume":"e83 a","author":"liu","year":"2000","journal-title":"IEICE Trans Fundamentals"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224115"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.335009"},{"key":"5","first-page":"232","article-title":"Three-phase dualrail pre-charge logic","author":"bucci","year":"2006","journal-title":"Proc Workchop Cryptographic Hardware and Embedded Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/WAC.2006.375739"},{"key":"9","first-page":"2581","article-title":"DPA Resistance of chargesharing symmetric adiabatic logic","author":"monteiro","year":"2013","journal-title":"Proc 11th IEEE ISCAS"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0209.0247"},{"key":"11","article-title":"Low power secure cssal bit-parallel multiplier over gf(24) in 0. 18 ?m CMOS technology","author":"monteiro","year":"2013","journal-title":"Proceedings ECCTD'11"}],"event":{"name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2014,6,1]]},"location":"Melbourne VIC, Australia","end":{"date-parts":[[2014,6,5]]}},"container-title":["2014 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6852006\/6865048\/06865263.pdf?arnumber=6865263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:37:22Z","timestamp":1498153042000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6865263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2014.6865263","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}