{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T14:31:59Z","timestamp":1725719519874},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572132","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T15:40:23Z","timestamp":1376494823000},"page":"1460-1463","source":"Crossref","is-referenced-by-count":10,"title":["CMOS SRAM scaling limits under optimum stability constraints"],"prefix":"10.1109","author":[{"given":"Adam","family":"Makosiej","sequence":"first","affiliation":[]},{"given":"Olivier","family":"Thomas","sequence":"additional","affiliation":[]},{"given":"Amara","family":"Amara","sequence":"additional","affiliation":[]},{"given":"Andrei","family":"Vladimirescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157162"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2139213"},{"key":"10","article-title":"An snm estimation and optimization model forulp sub-45nm cmos sram in the presence of variability","author":"makosiej","year":"2010","journal-title":"NEWCAS"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158863"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176439"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796663"},{"year":"0","key":"9"},{"key":"8","article-title":"0.248?m2 and 0.334?m2 conventional bulk 6t-sram bit-cells for 45nm node low cost-general purpose applications","author":"boeuf","year":"2005","journal-title":"VLSI Symposium"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2010.5618389"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572132.pdf?arnumber=6572132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:05:03Z","timestamp":1490216703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572132","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}