{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:35:53Z","timestamp":1729661753025,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/iscas.2010.5537423","type":"proceedings-article","created":{"date-parts":[[2010,8,9]],"date-time":"2010-08-09T18:13:20Z","timestamp":1281377600000},"page":"869-872","source":"Crossref","is-referenced-by-count":0,"title":["Voltage-mode quaternary FPGAs: An evaluation of interconnections"],"prefix":"10.1109","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Monteiro","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.07.001"},{"year":"2008","key":"ref11","article-title":"Spartan-3 FPGA family data sheet"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353621"},{"key":"ref14","first-page":"585","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"International Symposium on Quality Electronic Design"},{"year":"2009","key":"ref15","article-title":"ABC: A system for sequential synthesis and verification"},{"year":"2009","key":"ref16","article-title":"Virtuoso ultrasim simulator user guide"},{"key":"ref4","first-page":"340","article-title":"Multiple-valued logic in VLSI: challenges and opportuni-ties","author":"dubrova","year":"1999","journal-title":"Proceedings of NORCHIP'99"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.713314"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542301"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.8"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1480","DOI":"10.1109\/TED.2006.874751","article-title":"A novel voltage-mode CMOS quaternary logic design","volume":"53","author":"cunha","year":"2006","journal-title":"IEEE Transactions on Electron Devices"}],"event":{"name":"2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010","start":{"date-parts":[[2010,5,30]]},"location":"Paris, France","end":{"date-parts":[[2010,6,2]]}},"container-title":["Proceedings of 2010 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5512009\/5536941\/05537423.pdf?arnumber=5537423","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:20:00Z","timestamp":1497860400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5537423\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2010.5537423","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}