{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:05:32Z","timestamp":1730271932809,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542173","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"3338-3341","source":"Crossref","is-referenced-by-count":3,"title":["A power-aware 2-dimensional bypassing multiplier using cell-based design flow"],"prefix":"10.1109","author":[{"family":"Gang-Neng Sung","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, 80424 Taiwan"}]},{"family":"Yan-Jhih Ciou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, 80424 Taiwan"}]},{"family":"Chua-Chin Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, 80424 Taiwan"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1049\/el:19971440"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/4.777109"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/82.823541"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/APCCAS.2002.1115097"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ASIC.1999.806521"},{"key":"5","first-page":"294","article-title":"energy-aware multiplier design in multi-rail encoding logic","volume":"2","author":"di","year":"2002","journal-title":"2002 45th Midwest Symp Circuits and Systems (MWSCAS-2002)"},{"key":"4","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/344166.344549","article-title":"power minimization of functional units by partially guarded computation","author":"choi","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISVLSI.2006.5"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1049\/el:20050464"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542173.pdf?arnumber=4542173","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:00Z","timestamp":1708046580000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542173\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542173","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}