{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:49:45Z","timestamp":1725724185727},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541390","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"205-208","source":"Crossref","is-referenced-by-count":0,"title":["Minimization of I\/O Delay in the architectural synthesis of DSP data flow graphs"],"prefix":"10.1109","author":[{"given":"Awni","family":"Itradat","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec H3G 1M8, Canada"}]},{"given":"M.O.","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec H3G 1M8, Canada"}]},{"given":"Ali","family":"Shatnawi","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, P.O. Box 3030, Jordan University of Science and Technology, Irbid, Jordan"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.73588"},{"article-title":"synchronous multiprocessor realizations of shift invariant flow graphs","year":"1985","author":"schwartz","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/81.139286"},{"journal-title":"VLSI Digital Signal Processors an Introduction to Rapid Prototyping and Design Synthesis","year":"1995","author":"madisetti","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0037158"},{"key":"6","first-page":"1","article-title":"an integer linear programming approach to the overlapped scheduling of iterative data-flow graphs for target architectures with communication delays","author":"sindorf","year":"2000","journal-title":"Proc PROGRESS 2000 Workshop on Embedded Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600300"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/78.330377"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/367766.368168"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2003.1240358"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2005.1496751"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541390.pdf?arnumber=4541390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:20:53Z","timestamp":1708046453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541390","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}