{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:13:34Z","timestamp":1729674814595,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1692906","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"1599-1602","source":"Crossref","is-referenced-by-count":1,"title":["A portable specification of zero-overhead looping control hardware applied to embedded processors"],"prefix":"10.1109","author":[{"given":"N.","family":"Kavvadias","sequence":"first","affiliation":[]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-7301-0"},{"journal-title":"Hardware looping unit","year":"0","author":"kavvadias","key":"11"},{"journal-title":"Graphviz","year":"0","key":"12"},{"journal-title":"ST120 DSP-MCU Core Reference Guide","year":"0","author":"stmicroelectronics","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.171"},{"key":"1","first-page":"456","article-title":"IP-reusable 32-bit VLIW RISC core","author":"campi","year":"2001","journal-title":"Proceedings of the 27th European Solid-State Circuits Conference"},{"journal-title":"Principles Techniques and Tools","year":"1986","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.632882"},{"key":"6","first-page":"1408","article-title":"Loop and address code optimization for digital signal processors","volume":"e85 a","author":"lee","year":"2002","journal-title":"IEICE Trans Fund Electron Commun Comp Sci"},{"key":"5","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1023\/A:1008155718930","article-title":"A compiler-friendly RISC-based digital processor synthesis and performance evaluation","volume":"27","author":"kang","year":"2001","journal-title":"J VLSI Sig Proc"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223637"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/567097.567098"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01692906.pdf?arnumber=1692906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T09:30:37Z","timestamp":1497691837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1692906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1692906","relation":{},"subject":[]}}