{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:30:55Z","timestamp":1729636255150,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2005.1464919","type":"proceedings-article","created":{"date-parts":[[2005,7,27]],"date-time":"2005-07-27T13:52:28Z","timestamp":1122472348000},"page":"1642-1645","source":"Crossref","is-referenced-by-count":0,"title":["Design of Power-Aware Multiplier with Graceful Quality-Power Trade-Offs"],"prefix":"10.1109","author":[{"family":"Jieh-Hwang Yen","sequence":"first","affiliation":[]},{"family":"Lan-Rong Dung","sequence":"additional","affiliation":[]},{"family":"Chi-Yuan Shen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.974890"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2000.911278"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"journal-title":"Computer Aithmetic Algorithms","year":"2002","author":"koren","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750404"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2001.986186"},{"key":"5","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/DSD.2003.1231908","article-title":"variations on truncated multiplication","author":"stine","year":"2003","journal-title":"Proc Euromicro Symp Digital Systems Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1999.831996"},{"key":"9","first-page":"231","article-title":"8*8 bit pipelined dadda multiplier in cmos","volume":"135","author":"crawley","year":"1988","journal-title":"Circuits Devices and Systems IEE Proceedings G [see also IEE Proceedings-Circuits Devices and Systems]"},{"key":"8","first-page":"349","article-title":"some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Assocoazione Elettrotecnica ed Elettronica Italiana"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"12","first-page":"405","article-title":"run-time reconfigurable power-aware pipelined signed array multiplier design","volume":"2","author":"di","year":"2003","journal-title":"Int Signals Circuits Syst Symp"}],"event":{"name":"2005 IEEE International Symposium on Circuits and Systems","location":"Kobe, Japan"},"container-title":["2005 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9898\/31469\/01464919.pdf?arnumber=1464919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:35:23Z","timestamp":1497634523000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1464919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2005.1464919","relation":{},"subject":[]}}