{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:39:08Z","timestamp":1729615148361,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2001.922342","type":"proceedings-article","created":{"date-parts":[[2002,11,13]],"date-time":"2002-11-13T15:01:54Z","timestamp":1037199714000},"page":"734-737","source":"Crossref","is-referenced-by-count":0,"title":["VLSI architecture of dynamically reconfigurable hardware-based cipher"],"prefix":"10.1109","volume":"4","author":[{"given":"Y.","family":"Mitsuyama","sequence":"first","affiliation":[]},{"given":"Z.","family":"Andales","sequence":"additional","affiliation":[]},{"given":"T.","family":"Onoye","sequence":"additional","affiliation":[]},{"given":"I.","family":"Shirakawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759297"},{"journal-title":"Reconfigurable Architectures for General-Purpose Computing AI Technical Report 1586","year":"1996","author":"dehon","key":"1"},{"key":"7","first-page":"37","article-title":"Hardware performance simulations of round 2 advanced encryption standard algorithms","author":"weeks","year":"2000","journal-title":"National Security Agency"},{"key":"6","first-page":"68","volume":"2","author":"knuth","year":"1981","journal-title":"Seminumerical Algorithms The Art of Computer Programming"},{"journal-title":"Applied Cryptography","year":"1996","author":"schneier","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/BFb0052334","article-title":"New block encryption algorithm misty","author":"matsui","year":"1997","journal-title":"Proc 4th Workshop on Fast Software Encryption"},{"year":"1998","key":"8"}],"event":{"name":"ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-01","location":"Sydney, NSW, Australia"},"container-title":["ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7344\/19936\/00922342.pdf?arnumber=922342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T20:52:46Z","timestamp":1516222366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/922342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2001.922342","relation":{},"subject":[]}}