{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:09:49Z","timestamp":1730272189053,"version":"3.28.0"},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/isca45697.2020.00022","type":"proceedings-article","created":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:51:29Z","timestamp":1594680689000},"page":"132-144","source":"Crossref","is-referenced-by-count":43,"title":["MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State"],"prefix":"10.1109","author":[{"given":"Sam","family":"Ainsworth","sequence":"first","affiliation":[]},{"given":"Timothy M.","family":"Jones","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2002.1035013"},{"journal-title":"KAISER hiding the kernel from user space","year":"2017","author":"tang","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"journal-title":"ArXiv e-prints","article-title":"Meltdown","year":"2018","author":"lipp","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"journal-title":"BSDCan","article-title":"Cache missing for fun and profit","year":"2005","author":"percival","key":"ref35"},{"journal-title":"CT-RSA","article-title":"Cache attacks and countermeasures: The case of AES","year":"2006","author":"osvik","key":"ref34"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/2611765.2611766","article-title":"An algorithm for detecting contentionbased covert timing channels on shared hardware","author":"chen","year":"2014","journal-title":"HASP"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.20"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380435"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173204"},{"journal-title":"ArXiv e-prints","article-title":"SpectreRewind: A framework for leaking secrets to past instructions","year":"2020","author":"fustos","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"journal-title":"Invisispec-1 0 simulator bug fix","year":"2019","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"journal-title":"Spectre via AVX Clock Speed Throttle?","year":"2018","key":"ref3"},{"journal-title":"Arm Cortex-A53 MPCore processor technical reference manual revision r0p4 section 5 2 1","year":"2014","key":"ref6"},{"journal-title":"Advancing security at the silicon level","year":"2018","author":"krzanich","key":"ref29"},{"journal-title":"Speculative taint tracking (STT) repository","year":"2019","key":"ref5"},{"journal-title":"Arm v8 5-a cpu updates","year":"2019","key":"ref8"},{"journal-title":"Arm processor security update","year":"2018","key":"ref7"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"year":"0","key":"ref1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"journal-title":"Intel analysis of speculative execution side channels","year":"2018","key":"ref21"},{"journal-title":"Retpoline a software construct for preventing branch-targetinjection","year":"2018","author":"turner","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00081"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"journal-title":"Qualcomm’s new Snapdragon S4 MSM8960 and Krait architecture explored","year":"2011","author":"klug","key":"ref26"},{"journal-title":"Micro","article-title":"A novel cache architecture with enhanced performance and security","year":"2008","author":"wang","key":"ref43"},{"journal-title":"arXiv preprint arXiv 1807 03757","article-title":"Speculative buffer overflows: Attacks and defenses","year":"2018","author":"kiriansky","key":"ref25"}],"event":{"name":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2020,5,30]]},"location":"Valencia, Spain","end":{"date-parts":[[2020,6,3]]}},"container-title":["2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9136582\/9138908\/09138957.pdf?arnumber=9138957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:55:58Z","timestamp":1656453358000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9138957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/isca45697.2020.00022","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}