{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:17:56Z","timestamp":1730269076750,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/ipdpsw52791.2021.00027","type":"proceedings-article","created":{"date-parts":[[2021,6,24]],"date-time":"2021-06-24T20:12:58Z","timestamp":1624565578000},"page":"128-135","source":"Crossref","is-referenced-by-count":3,"title":["Dovado: An Open-Source Design Space Exploration Framework"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Paletti","sequence":"first","affiliation":[]},{"given":"Davide","family":"Conficconi","sequence":"additional","affiliation":[]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"The neorv32 processor","year":"0","author":"nolting","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00015"},{"key":"ref31","first-page":"115","article-title":"Simulated binary crossover for continuous search space","volume":"9","author":"deb","year":"1995","journal-title":"Complex Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2990567"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439291"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00028"},{"article-title":"Dovado source code","year":"2021","author":"paletti","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.293155"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7267-9_7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2008.4641527"},{"journal-title":"Dissertation for Doctor of Philosophy","article-title":"Automated exploration of the asic design space for minimum power-delay-area product at the register transfer level","year":"2004","author":"karakaya","key":"ref14"},{"key":"ref15","first-page":"2648","article-title":"An rtl design-space exploration method for high-level applications","volume":"84","author":"kao","year":"2001","journal-title":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/543552.512550"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.04.010"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080216"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EMS.2011.39"},{"article-title":"The rocket chip generator","year":"2016","author":"asanovic","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11269-013-0285-4"},{"journal-title":"FOSDEM","article-title":"Spinalhdl: An alternative hardware description language","year":"2017","author":"papon","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3337929"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"year":"0","key":"ref5","article-title":"Pinsec: a spinalhdl system on chip generator"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435287"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853196"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391616"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-17924-7_10"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415730"},{"article-title":"Yosys open synthesis suite","year":"2016","author":"wolf","key":"ref22"},{"journal-title":"The Definitive Antlr 4 Reference","year":"2013","author":"parr","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2998435"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44719-9_5"}],"event":{"name":"2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","start":{"date-parts":[[2021,6,17]]},"location":"Portland, OR, USA","end":{"date-parts":[[2021,6,21]]}},"container-title":["2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9459012\/9459251\/09460598.pdf?arnumber=9460598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:44Z","timestamp":1652197364000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9460598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw52791.2021.00027","relation":{},"subject":[],"published":{"date-parts":[[2021,6]]}}}