{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:44:41Z","timestamp":1725619481159},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/ipdpsw50202.2020.00084","type":"proceedings-article","created":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T22:51:02Z","timestamp":1595976662000},"page":"460-470","source":"Crossref","is-referenced-by-count":2,"title":["In-Depth Optimization with the OpenACC-to-FPGA Framework on an Arria 10 FPGA"],"prefix":"10.1109","author":[{"given":"Jacob","family":"Lambert","sequence":"first","affiliation":[]},{"given":"Seyong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[]},{"given":"Allen","family":"Malony","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"75","article-title":"systemc - a modeling platform supporting multiple design abstractions","author":"panda","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.75"},{"journal-title":"Open Computing Language (OpenCL)","year":"2013","author":"group","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.28"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3205324"},{"journal-title":"Intel FPGA SDK for OpenCL","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600704"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29400-7_36"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3373271.3373274"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PADW.2016.24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.39"},{"journal-title":"Mentor - DK Design Suite","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132667"},{"journal-title":"Handel-C Language Reference Guide","year":"1996","author":"aubury","key":"ref8"},{"journal-title":"Xilinx - SDSoC Development Environment","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370874"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2016.7820632"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995280"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356173"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751220"},{"key":"ref23","first-page":"1","article-title":"Aspen: A domain specific language for performance modeling","author":"spafford","year":"2012","journal-title":"SC14 International Conference for High Performance Computing Networking Storage and Analysis SC"},{"key":"ref26","article-title":"CCAMP: OpenMP and OpenACC Interoperable Framework, Workshop on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms","author":"lambert","year":"2019","journal-title":"Workshop on Algorithms Models and Tools for Parallel Computing on Heterogeneous Platforms (HeteroPar) in conjunction with Euro-Par19"},{"key":"ref25","article-title":"hlslib: Software engineering for hardware design","author":"de fine licht","year":"2019","journal-title":"arXiv preprint arXiv 1910 04436"}],"event":{"name":"2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","start":{"date-parts":[[2020,5,18]]},"location":"New Orleans, LA, USA","end":{"date-parts":[[2020,5,22]]}},"container-title":["2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9142309\/9150133\/09150441.pdf?arnumber=9150441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:57:07Z","timestamp":1656453427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9150441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw50202.2020.00084","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}